Introduction

In a SEPIC (Single Ended Primary Inductance Converter) design, the output voltage can be higher or lower than the input voltage. The SEPIC converter shown in Figure 1 uses two inductors $L_1$ and $L_2$. The two inductors can be wound on the same core since the same voltages are applied to them throughout the switching cycle. Using a coupled inductor takes up less space on the PCB and tends to be lower cost than two separate inductors. The capacitor $C_s$ isolates the input from the output and provides protection against a shorted load. Figure 2 and 3 show the SEPIC converter current flow and switching waveforms.
Introduction (Continued)

Duty Cycle Consideration
For a SEPIC converter operating in a continuous conduction mode (CCM), the duty cycle is given by:

\[ D = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN}} + V_{\text{OUT}} + V_D} \]

\( V_D \) is the forward voltage drop of the diode D1. The maximum duty cycle is:

\[ D_{\text{max}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN}}(\text{min}) + V_{\text{IN}} + V_{\text{OUT}} + V_D} \]

Inductor Selection
A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 40% of the maximum input current at the minimum input voltage. The ripple current flowing in equal value inductors L1 and L2 is given by:

\[ \Delta l = I_{\text{IN}} \times 40\% = I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN}}(\text{min})} \times 40\% \]

The inductor value is calculated by:

\[ L1 = L2 = L = \frac{V_{\text{IN}}(\text{min})}{\Delta l \times f_{\text{SW}}} \times D_{\text{max}} \]

\( f_{\text{sw}} \) is the switching frequency and \( D_{\text{max}} \) is the duty cycle at the minimum \( V_{\text{in}} \). The peak current in the inductor, to ensure the inductor does not saturate, is given by:
**Inductor Selection** (Continued)

\[
I_{L1\,\text{(peak)}} = I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN\,(min)}}} \times \left(1 + \frac{40\%}{2}\right)
\]

\[
I_{L2\,\text{(peak)}} = I_{\text{OUT}} \times \left(1 + \frac{40\%}{2}\right)
\]

If L1 and L2 are wound on the same core, the value of inductance in the equation above is replaced by 2L due to mutual inductance. The inductor value is calculated by:

\[
L1' = L2' = \frac{L}{2} = \frac{V_{\text{IN\,(min)}}}{2 \times \Delta I \times f_{SW}} \times D_{\text{max}}
\]

**Power MOSFET Selection**

The parameters governing the selection of the MOSFET are the minimum threshold voltage, \(V_{\text{th\,(min)}}\), the on-resistor, \(R_{D\,\text{ON}}\), gate-drain charge, \(Q_{GD}\), and the maximum drain to source voltage, \(V_{DS\,(max)}\). Logic level or sublogic-level threshold MOSFETs should be used based on the gate drive voltage. The peak switch voltage is equal to \(V_{\text{IN}} + V_{\text{OUT}}\). The peak switch current is given by:

\[
I_{Q1\,(\text{peak})} = I_{L1\,(\text{peak})} + I_{L2\,(\text{peak})}
\]

The RMS current through the switch is given by:

\[
I_{Q1\,(\text{RMS})} = I_{\text{OUT}} \sqrt{\frac{(V_{\text{OUT}} + V_{\text{IN\,(min)}}) \times V_{\text{OUT}}}{V_{\text{IN\,(min)}}}}
\]

The MOSFET power dissipation, \(PQ1\), is approximately:

\[
PQ1 = I_{Q1\,(\text{RMS})}^2 \times R_{D\,\text{ON}} \times D_{\text{max}} + (V_{\text{IN\,(min)}} + V_{\text{OUT}}) \times I_{Q1\,(\text{peak})} \times \frac{C_{GD} \times f_{SW}}{I_{\text{GATE}}}
\]

\(P_{Q1}\), the total power dissipation for MOSFETs includes conduction loss (as shown in the first term of the above equation) and switching loss as shown in the second term. \(I_{\text{GATE}}\) is the gate drive current. The \(R_{D\,\text{ON}}\) value should be selected at maximum operating junction temperature and is typically given in the MOSFET datasheet. Ensure that the conduction losses plus the switching losses do not exceed the package ratings or exceed the overall thermal budget.

**Output Diode Selection**

The output diode must be selected to handle the peak current and the reverse voltage. In a SEPIC, the diode peak current is the same as the switch peak current \(I_{Q1\,(\text{peak})}\). The minimum peak reverse voltage the diode must withstand is:

\[
V_{\text{RD1}} = V_{\text{IN}} + V_{\text{OUT}}
\]

Similar to the boost converter, the average diode current is equal to the output current. The power dissipation of the diode is equal to the output current multiplied by the forward voltage drop of the diode. Schottky diodes are recommended in order to minimize the efficiency loss.

**SEPIC Coupling Capacitor Selection**

The selection of SEPIC capacitor, \(C_{s}\), depends on the RMS current, which is given by:

\[
I_{C_{s\,(\text{RMS})}} = I_{\text{OUT}} \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN\,(min)}}}}
\]

The SEPIC capacitor must be rated for a large RMS current relative to the output power. This property makes the SEPIC much better suited to lower power applications where the RMS current through the capacitor is relatively small (relative to capacitor technology). The voltage rating of the SEPIC capacitor must be greater than the maximum input voltage. Tantalum and ceramic capacitors are the best choice for SMT, having high RMS current ratings relative to size. Electrolytic capacitors work well for through-hole applications where the size is not limited and they can accommodate the required RMS current rating.

The peak-to-peak ripple voltage on \(C_s\):

\[
\Delta V_{C_{s}} = \frac{I_{\text{OUT}} \times D_{\text{max}}}{C_{s} \times f_{SW}}
\]

A capacitor that meets the RMS current requirement would mostly produce small ripple voltage on \(C_s\). Hence, the peak voltage is typically close to the input voltage.

**Output Capacitor Selection**

In a SEPIC converter, when the power switch Q1 is turned on, the inductor is charging and the output current is supplied by the output capacitor. As a result, the output capacitor sees large ripple currents. Thus the selected output capacitor must be capable of handling the maximum RMS current. The RMS current in the output capacitor is:

\[
I_{\text{Out\,(RMS)}} = I_{\text{OUT}} \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN\,(min)}}}}
\]

**FIGURE 4. Output Ripple Voltage**

The ESR, ESL, and the bulk capacitance of the output capacitor directly control the output ripple. As shown in Fig-
Output Capacitor Selection
(Continued)

In Figure 4, we assume half of the ripple is caused by the ESR and the other half is caused by the amount of capacitance. Hence,

\[
ESR \leq \frac{V_{\text{ripple}} \times 0.5}{I_{L1} \text{ (peak)} + I_{L2} \text{ (peak)}} \quad (3)
\]

\[
C_{\text{OUT}} \geq \frac{I_{\text{OUT}}}{V_{\text{ripple}} \times 0.5 \times f_{\text{SW}}} \quad (4)
\]

The output capacitor must meet the RMS current, ESR, and capacitance requirements. In surface mount applications, tantalum, polymer electrolytic, and polymer tantalum, or multilayer ceramic capacitors are recommended at the output.

Input Capacitor Selection

Similar to a boost converter, the SEPIC has an inductor at the input. Hence, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. The RMS current in the input capacitor is given by:

\[
I_{\text{CIN (RMS)}} = \frac{\Delta I_L}{\sqrt{12}} \quad (5)
\]

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not so critical in a SEPIC application, a 10 µF or higher value, good quality capacitor would prevent impedance interactions with the input supply.

SEPIC Converter Design Example

Input voltage (Vin): 3.0V-5.7V
LM3478 controller is used in this example. Schematic is shown in Figure 5.
Output voltage (Vout): 3.3V
Output current (Iout): 2A
Switching frequency: 330kHz
LM3478 controller is used in this example. Schematic is shown in Figure 5.

Step 1: Duty cycle calculation
We assume that the \( V_D \) is 0.5V,

\[
D_{\text{max}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN (min)}} + V_{\text{OUT}} + V_D} = \frac{3.3 + 0.5}{3.0 + 3.3 + 0.5} = 0.56
\]

\[
D_{\text{max}} = \frac{V_{\text{OUT}} + V_D}{V_{\text{IN (max)}} + V_{\text{OUT}} + V_D} = \frac{3.3 + 0.5}{3.0 + 3.3 + 0.5} = 0.40
\]

Step 2: Inductor selection

The input inductor \( L_1 \) ripple current is:

\[
\Delta I_L = I_{\text{OUT}} \times \frac{V_{\text{OUT}}}{V_{\text{IN (min)}}} \times 40\% = 2.5 \times \frac{3.3}{3.0} \times 0.4 = 1.1A
\]

and the inductance for \( L_1 \) and \( L_2 \) is:

\[
L_1 = L_2 = \frac{V_{\text{IN (min)}}}{\Delta L \times f_{\text{SW}}} \times D_{\text{max}} = \frac{3.0}{1.1 \times 330k} \times 0.56 = 4.6 \mu H
\]
SEPIC Converter Design Example (Continued)

The closest standard value of an off-the-shelf inductor is 4.7 µH. The peak input inductor current is:

\[ I_{L1(\text{peak})} = I_{\text{OUT}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN(min)}}} \cdot \left(1 + \frac{400}{2}\right) = 2.5 \times \frac{3.3}{3.0} \times 1.2 = 3.85A \] 

(9)

The peak current for L2 is:

\[ I_{L2(\text{peak})} = I_{\text{OUT}} \cdot \left(1 + \frac{400}{2}\right) = 2.5 \times 1.2 = 3.5A \] 

(10)

Step 3: Power MOSFET selection

The MOSFET peak current is:

\[ I_{Q1(\text{peak})} = I_{L1(\text{peak})} + I_{L2(\text{peak})} = 3.85 + 3.5 = 7.35A \] 

(11)

and the RMS current is:

\[ I_{Q1(\text{RMS})} = I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}^2 + V_{\text{IN(min)}}^2}{2}} \cdot \frac{3.3 + 3.0}{3.0} = 3.8A \] 

(12)

The rated drain voltage for the MOSFET must be higher than Vin+Vout. Si4442DY (RDS(ON) = 8mΩ and QGD = 10nC) is selected in this design. The gate drive current Ig of the LM3478 is 0.3A. The estimated power loss is:

\[ P_{Q1} = I_{Q1(\text{RMS})}^2 \cdot R_{\text{DS(ON)}} \cdot D_{\text{MAX}} + (V_{\text{IN(max)}} + V_{\text{OUT}}) \cdot I_{Q1(\text{peak})} \cdot Q_{\text{GD}} \cdot f_{\text{SW}} \cdot I_{\text{GATE}} \] 

\[ = 3.82 \times 0.008 \times 0.58 + (3.0 + 3.3) \times 7.35 \times \frac{10n \times 330k}{0.3} = 0.59W \] 

(13)

Step 4: Output diode selection

The rated reverse voltage of the diode must be higher than Vin+Vout and the average diode current is equal to the output current at full load.

Step 5: SEPIC coupling capacitor selection

The RMS current of the Cs is:

\[ I_{C_s(\text{RMS})} = I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}^2}{V_{\text{IN(min)}}^2}} = 2.5 \times \frac{3.3}{3.0} = 2.62A \]

and the ripple voltage is

\[ \Delta V_{Cs} = \frac{I_{\text{OUT}} \times D_{\text{MAX}}}{C_s \times f_{\text{SW}}} = \frac{2.5 \times 0.56}{10 \mu \times 330k} = 0.42V \]

A 10 µF ceramic cap is selected.

Step 6: Output capacitor selection

The RMS current of the output capacitor is:

\[ I_{C_{\text{OUT(RMS)}}} = I_{\text{OUT}} \cdot \sqrt{\frac{V_{\text{OUT}}^2}{V_{\text{IN(min)}}^2}} = 2.5 \times \frac{3.3}{3.0} = 2.62A \]

Assuming the ripple is 2% of the output voltage 3.3V, the ESR of the output capacitor is:

\[ \text{ESR} \leq \frac{V_{\text{ripples}} \times 0.5}{I_{L1(\text{peak})} + I_{L2(\text{peak})}} = \frac{0.02 \times 3.3 \times 0.5}{3.85 + 3.5} = 4.5 \text{ mΩ} \]

and the capacitance is:

\[ C_{\text{out}} \geq \frac{I_{\text{OUT}}}{V_{\text{ripples}} \times 0.5 \times f_{\text{SW}}} = \frac{2.5}{0.02 \times 3.3 \times 0.5 \times 300k} = 140 \mu F \]

Two pieces of 100 µF (6mΩ ESR) ceramic caps are used. For cost-sensitive applications, an electrolytic capacitor and an ceramic capacitor can be used together. Noise sensitive applications can include a second stage filter.

Step 7: Input capacitor selection

The RMS current of the output capacitor is:

\[ I_{\text{IN(RMS)}} = \frac{\Delta L}{\sqrt{12}} = \frac{1.1}{\sqrt{12}} = 0.32A \]

Step 8: Feedback resistors, current sensing resistor calculation and frequency set resistor

R1 is the top resistor and R2 is the bottom resistor of the voltage divider. The feedback reference voltage is 1.26V. If R1 = 20 kΩ, then:

\[ R_2 = \frac{V_{\text{OUT}} + V_{\text{REF}}}{V_{\text{REF}}} \times R_1 = \frac{3.3 - 1.26}{1.26} \times 20k = 32.4 \text{ kΩ} \]

For the LM3478, the threshold voltage to trigger the current protection circuit is 120mV. Subtracting the compensation slope voltage drop from 120mV, we get approximately 75mV. Thus the sensing resistor value is:

\[ R_{\text{SN}} = \frac{75 \text{ mV}}{I_{Q1(\text{peak})}} = \frac{0.075}{7.35} = 10 \text{ mΩ} \]

Rf is approximately 50 kΩ for 330 kHz operation.

Step 9: Compensation Design

In the control to output transfer function of a peak current mode controlled SEPIC converter, the load pole can be estimated as 1/(2πRLCout); The ESR zero of the output capacitor is 1/(2πESRCout), where R_L is the load resistant, Cout is the output capacitor and ESR is the Equivalent Series Resistance of the output capacitor. There is also a right-half-plane zero (f_RHPZ), given by:

\[ f_{\text{RHPZ}} = \frac{(1 - D_{\text{MAX}})^2 \times V_{\text{OUT}}}{2 \times \pi \times D_{\text{MAX}} \times L_2 \times 0.5 \times I_{\text{OUT}}} \] 

\[ = \frac{(1 - 0.56)^2 \times 3.3}{2 \times \pi \times 0.56 \times 4.7 \mu \times 0.5 \times 2.5} = 31.1 \text{ kHz} \]
We can also see a "glitch" in the magnitude plot at the resonant frequency of the network formed by the SEPIC capacitor Cs and the inductor L2:

\[
f_R = \frac{1}{2 \pi \sqrt{L_2 C_s}} = \frac{1}{2 \pi \sqrt{4.7 \mu F \times 10 \mu F}} = 23.2 \text{ kHz}
\]

The crossover frequency is set at one sixth of the \(f_{\text{RHPZ}}\) or \(f_R\), whichever is lower:

\[
f_c = \frac{f_R}{6} = \frac{23.2 \text{ kHz}}{6} = 3.87 \text{ kHz}
\]

Parts \(C_{c1}, C_{c2}\) and \(R_c\) form a compensation network, which has one zero at \(1/(2 \pi R_c C_{c1})\), one pole at the origin, and another pole at \(1/(2 \pi R_c C_{c2})\).

Where, \(V_{\text{ref}}\) is the reference voltage of 1.26V, \(V_{\text{out}}\) is the output voltage, \(G_{cs}\) is the current sense gain (roughly \(1/R_{\text{sn}}\)), 100A/V, and \(G_{ma}\) is the error amplifier transconductance (800 \(\mu\)mho).

\[
R_c = \frac{2 \pi f_c \times C_{\text{OUT}} \times V_{\text{OUT}}^2 \times (1 + \text{Dmax})}{G_{cs} \times G_{ma} \times V_{\text{REF}} \times V_{\text{IN}}^\text{(min)} \times \text{Dmax}} = \frac{2 \times 3.87 k \times 200 \mu \times 3.3^2 \times (1 + 0.56)}{100 \times 800 \mu \times 1.26 \times 3.0 \times 0.56} = 487 \Omega
\]

\[
C_{c1} = \frac{4}{2 \pi f_c \times R_c} = \frac{4}{2 \pi \times 3.87 \times 487} = 330 \text{ nF}
\]

The pole at \(1/(2 \pi R_c C_{c2})\) is to cancel the ESR zero \(1/(2 \pi \text{ESR}_{\text{out}})\).

\[
C_{c2} = \frac{C_{\text{OUT}} \times \text{ESR}}{R_c} = \frac{200 \mu \times 3 \mu}{487} = 1.2 \text{ nF}
\]