Design a SEPIC Converter

Introduction

In a SEPIC (Single Ended Primary Inductance Converter) design, the output voltage can be higher or lower than the input voltage. The SEPIC converter shown in Figure 1 uses two inductors L1 and L2. The two inductors can be wound on the same core since the same voltages are applied to them throughout the switching cycle. Using a coupled inductor takes up less space on the PCB and tends to be lower cost than two separate inductors. The capacitor Cs isolates the input from the output and provides protection against a shorted load. Figure 2 and 3 show the SEPIC converter current flow and switching waveforms.


20194801

FIGURE 1. SEPIC Topology

20194802

**FIGURE 2. SEPIC Converter Current Flow
Top: During Q1 On-Time,
Bottom: During Q1 Off-Time**

Introduction (Continued)

20194803

FIGURE 3. SEPIC Converter Switching Waveforms
(V_{Q1}: Q1 Drain to Source Voltage)

Duty Cycle Consideration

For a SEPIC converter operating in a continuous conduction mode (CCM), the duty cycle is given by:

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_{OUT} + V_D}$$

V_D is the forward voltage drop of the diode D1. The maximum duty cycle is:

$$Dmax = \frac{V_{OUT} + V_D}{V_{IN\,(min)} + V_{IN} + V_{OUT} + V_D}$$

Inductor Selection

A good rule for determining the inductance is to allow the peak-to-peak ripple current to be approximately 40% of the maximum input current at the minimum input voltage. The ripple current flowing in equal value inductors L1 and L2 is given by:

$$\Delta I_L = I_{IN} \times 40\% = I_{OUT} \times \frac{V_{OUT}}{V_{IN\,(min)}} \times 40\%$$

The inductor value is calculated by:

$$L1 = L2 = L = \frac{V_{IN\,(min)}}{\Delta I_L \times f_{SW}} \times Dmax$$

f_{sw} is the switching frequency and D_{max} is the duty cycle at the minimum V_{in}. The peak current in the inductor, to ensure the inductor does not saturate, is given by:

Inductor Selection (Continued)

$$I_{L1 \, (peak)} = I_{OUT} \times \frac{V_{OUT}}{V_{IN \, (min)}} \times \left(1 + \frac{40\%}{2} \right)$$

$$I_{L2 \, (peak)} = I_{OUT} \times \left(1 + \frac{40\%}{2} \right)$$

If L1 and L2 are wound on the same core, the value of inductance in the equation above is replaced by 2L due to mutual inductance. The inductor value is calculated by:

$$L1' = L2' = \frac{L}{2} = \frac{V_{IN \, (min)}}{2 \times \Delta I_L \times f_{SW}} \times Dmax$$

Power MOSFET Selection

The parameters governing the selection of the MOSFET are the minimum threshold voltage, $V_{th(min)}$, the on-resistor, $R_{DS(ON)}$, gate-drain charge, Q_{GD}, and the maximum drain to source voltage, $V_{DS(max)}$. Logic level or sublogic-level threshold MOSFETs should be used based on the gate drive voltage. The peak switch voltage is equal to Vin + Vout. The peak switch current is given by:

$$I_{Q1(peak)} = I_{L1(peak)} + I_{L2(peak)}$$

The RMS current through the switch is given by:

$$I_{Q1 \, (RMS)} = I_{OUT} \sqrt{\frac{(V_{OUT} + V_{IN \, (min)}) \times V_{OUT}}{V_{in \, (min)}}}$$

The MOSFET power dissipation PQ1 is approximately:

$$P_{Q1} = I^2_{Q1 \, (RMS)} \times R_{DS \, (ON)} \times Dmax + (V_{IN \, (min)} + V_{OUT}) \times I_{Q1 \, (peak)} \times \frac{Q_{GD} \times f_{SW}}{I_{GATE}}$$

P_{Q1}, the total power dissipation for MOSFETs includes conduction loss (as shown in the first term of the above equation) and switching loss as shown in the second term. Ig is the gate drive current. The $R_{DS(ON)}$ value should be selected at maximum operating junction temperature and is typically given in the MOSFET datasheet. Ensure that the conduction losses plus the switching losses do not exceed the package ratings or exceed the overall thermal budget.

Output Diode Selection

The output diode must be selected to handle the peak current and the reverse voltage. In a SEPIC, the diode peak current is the same as the switch peak current $I_{Q1(peak)}$. The minimum peak reverse voltage the diode must withstand is:

$$V_{RD1} = Vin + Vout$$

Similar to the boost converter, the average diode current is equal to the output current. The power dissipation of the diode is equal to the output current multiplied by the forward voltage drop of the diode. Schottky diodes are recommended in order to minimize the efficiency loss.

SEPIC Coupling Capacitor Selection

The selection of SEPIC capacitor, Cs, depends on the RMS current, which is given by:

$$I_{Cs \, (RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN \, (min)}}}$$

The SEPIC capacitor must be rated for a large RMS current relative to the output power. This property makes the SEPIC much better suited to lower power applications where the RMS current through the capacitor is relatively small (relative to capacitor technology). The voltage rating of the SEPIC capacitor must be greater than the maximum input voltage. Tantalum and ceramic capacitors are the best choice for SMT, having high RMS current ratings relative to size. Electrolytic capacitors work well for through-hole applications where the size is not limited and they can accommodate the required RMS current rating.

The peak-to-peak ripple voltage on Cs:

$$\Delta V_{Cs} = \frac{I_{OUT} \times Dmax}{C_S \times f_{SW}}$$

(1)

A capacitor that meets the RMS current requirement would mostly produce small ripple voltage on Cs. Hence, the peak voltage is typically close to the input voltage.

Output Capacitor Selection

In a SEPIC converter, when the power switch Q1 is turned on, the inductor is charging and the output current is supplied by the output capacitor. As a result, the output capacitor sees large ripple currents. Thus the selected output capacitor must be capable of handling the maximum RMS current. The RMS current in the output capacitor is:

$$I_{Cout \, (RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN \, (min)}}}$$

(2)

20194816

FIGURE 4. Output Ripple Voltage

The ESR, ESL, and the bulk capacitance of the output capacitor directly control the output ripple. As shown in Fig-

Output Capacitor Selection

(Continued)

ure 4, we assume half of the ripple is caused by the ESR and the other half is caused by the amount of capacitance. Hence,

$$ESR \leq \frac{V_{ripple} \times 0.5}{I_{L1\,(peak)} + I_{L2\,(peak)}}$$

(3)

$$C_{OUT} \geq \frac{I_{OUT}}{V_{ripple} \times 0.5 \times f_{SW}}$$

(4)

The output cap must meet the RMS current, ESR and capacitance requirements. In surface mount applications, tantalum, polymer electrolytic, and polymer tantalum, or multi-layer ceramic capacitors are recommended at the output.

Input Capacitor Selection

Similar to a boost converter, the SEPIC has an inductor at the input. Hence, the input current waveform is continuous and triangular. The inductor ensures that the input capacitor sees fairly low ripple currents. The RMS current in the input capacitor is given by:

$$I_{CIN\,(RMS)} = \frac{\Delta I_L}{\sqrt{12}}$$

(5)

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not so critical in a SEPIC application, a 10 µF or higher value, good quality capacitor would prevent impedance interactions with the input supply.

SEPIC Converter Design Example

Input voltage (Vin): 3.0V-5.7V LM3478 controller is used in this example. Schematic is shown in Figure 5.

Output voltage (Vout): 3.3V

Output current (Iout): 2A

Switching frequency: 330kHz

LM3478 controller is used in this example. Schematic is shown in Figure 5.

20194820

FIGURE 5. Schematic

Step 1: Duty cycle calculation

We assume that the V_D is 0.5V,

$$Dmax = \frac{V_{OUT} + V_D}{V_{IN\,(min)} + V_{OUT} + V_D} = \frac{3.3 + 0.5}{3.0 + 3.3 + 0.5} = 0.56$$

$$Dmax = \frac{V_{OUT} + V_D}{V_{IN\,(max)} + V_{OUT} + V_D} = \frac{3.3 + 0.5}{3.0 + 3.3 + 0.5} = 0.40$$

(6)

Step 2: Inductor selection

The input inductor L1 ripple current is:

$$\Delta I_L = I_{OUT} \times \frac{V_{OUT}}{V_{IN\,(min)}} \times 40\% = 2.5 \times \frac{3.3}{3.0} \times 0.4 = 1.1A$$

(7)

and the inductance for L1 and L2 is:

$$L1 = L2 = L = \frac{V_{IN\,(min)}}{\Delta I_L \times f_{SW}} \times Dmax = \frac{3.0}{1.1 \times 330k} \times 0.56 = 4.6\,\mu H$$

(8)

SEPIC Converter Design Example

(Continued)

The closest standard value of an off-the-shelf inductor is 4.7 µH. The peak input inductor current is:

$$I_{L1\,(peak)} = I_{OUT} \times \frac{V_{OUT}}{V_{IN\,(min)}} \times \left(1 + \frac{40\%}{2}\right) = 2.5 \times \frac{3.3}{3.0} \times 1.2 = 3.85A$$

(9)

The peak current for L2 is:

$$I_{L2\,(peak)} = I_{OUT} \times \left(1 + \frac{40\%}{2}\right) = 2.5 \times 1.2 = 3.5A$$

(10)

Step 3: Power MOSFET selection

The MOSFET peak current is:

$$I_{Q1(peak)} = I_{L1(peak)} + I_{L2(peak)} = 3.85 + 3.5 = 7.35A \quad (11)$$

and the RMS current is:

$$I_{Q1(RMS)} = I_{OUT} \sqrt{\frac{(V_{out} + V_{in(min)}) \times V_{out}}{V_{in(min)}}} = 2.5 \times \sqrt{\frac{(3.3 + 3.0) \times 3.3}{3.0}} = 3.8A$$

(12)

The rated drain voltage for the MOSFET must be higher than Vin+Vout. Si4442DY ($R_{DS(ON)}$ = 8mΩ and Q_{GD} = 10nC) is selected in this design. The gate drive current Ig of the LM3478 is 0.3A. The estimated power loss is:

$$P_{Q1} = I^2_{Q1(RMS)} \times R_{DS(ON)} \times Dmax + (V_{in(min)} + V_{out}) \times I_{Q1(peak)} \times \frac{Q_{GD} \times f_{sw}}{I_{gate}}$$

$$= 3.82 \times 0.008 \times 0.58 + (3.0 + 3.3) \times 7.35 \times \frac{10n \times 330k}{0.3} = 0.59W$$

(13)

Step 4: Output diode selection

The rated reverse voltage of the diode must be higher than Vin+Vout and the average diode current is equal to the out current at full load.

Step 5: SEPIC coupling capacitor selection

The RMS current of the Cs is:

$$I_{Cs(RMS)} = I_{OUT} \times \sqrt{\frac{V_{out}}{V_{in(min)}}} = 2.5 \times \sqrt{\frac{3.3}{3.0}} = 2.62A$$

and the ripple voltage is

$$\Delta V_{Cs} = \frac{I_{out} \times Dmax}{C_s \times f_{sw}} = \frac{2.5 \times 0.56}{10\,\mu \times 330k} = 0.42V$$

A 10 µF ceramic cap is selected.

Step 6: Output capacitor selection

The RMS current of the output capacitor is:

$$I_{Cout(RMS)} = I_{OUT} \times \sqrt{\frac{V_{out}}{V_{in(min)}}} = 2.5 \times \sqrt{\frac{3.3}{3.0}} = 2.62A$$

Assuming the ripple is 2% of the output voltage 3.3V, the ESR of the output capacitor is:

$$ESR \leq \frac{V_{ripple} \times 0.5}{I_{L1(peak)} + I_{L2(peak)}} = \frac{0.02 \times 3.3 \times 0.5}{3.85 + 3.5} = 4.5\ m\Omega$$

and the capacitance is:

$$C_{out} \geq \frac{I_{out}}{V_{ripple} \times 0.5 \times f_{sw}} \times Dmax = \frac{2.5}{0.02 \times 3.3 \times 0.5 \times 300k} \times 0.56 = 140\ \mu F$$

Two pieces of 100 µF (6mΩ ESR) ceramic caps are used. For cost-sensitive applications, an electrolytic capacitor and an ceramic capacitor can be used together. Noise sensitive applications can include a second stage filter.

Step 7: Input capacitor selection

The RMS current of the output capacitor is:

$$I_{cin(RMS)} = \frac{\Delta I_L}{\sqrt{12}} = \frac{1.1}{\sqrt{12}} = 0.32A$$

Step 8: Feedback resistors, current sensing resistor calculation and frequency set resistor

R1 is the top resistor and R2 is the bottom resistor of the voltage divider. The feedback reference voltage is 1.26V. If R_1 = 20 kΩ, then:

$$R_2 = \frac{V_{out} + V_{ref}}{V_{ref}} \times R_1 = \frac{3.3 - 1.26}{1.26} \times 20k = 32.4\ k\Omega$$

For the LM3478, the threshold voltage to trigger the current protection circuit is 120mV. Subtracting the compensation slope voltage drop from 120mV, we get approximately 75mV. Thus the sensing resistor value is:

$$R_{sn} = \frac{75\ mV}{I_{Q1(peak)}} = \frac{0.075}{7.35} = 10\ m\Omega$$

Rf is approximately 50 kΩ for 330 kHz operation.

Step 9: Compensation Design

In the control to output transfer function of a peak current mode controlled SEPIC converter, the load pole can be estimated as $1/(2\pi RLC_{out})$; The ESR zero of the output capacitor is $1/(2\pi ESRC_{out})$, where R_L is the load resistant, Cout is the output capacitor and ESR is the Equivalent Series Resistance of the output capacitor. There is also a right-half-plane zero (f_{RHPZ}), given by:

$$f_{RHPZ} = \frac{(1 - Dmax)^2 \times V_{OUT}}{2 \times \pi \times Dmax \times L2 \times 0.5 \times I_{OUT}}$$

$$= \frac{(1 - 0.56)^2 \times 3.3}{2 \times \pi \times 0.56 \times 4.7\,\mu \times 0.5 \times 2.5} = 31.1\ kHz$$

SEPIC Converter Design Example

(Continued)

We can also see a "glitch" in the magnitude plot at the resonant frequency of the network formed by the SEPIC capacitor Cs and the inductor L2:

$$f_R = \frac{1}{2 \times \pi \sqrt{L2 \times C_s}} = \frac{1}{2 \times \pi \sqrt{4.7\ \mu H \times 10\ \mu F}} = 23.2\ kHz$$

The crossover frequency is set at one sixth of the f_{RHPZ} or f_R, whichever is lower:

$$f_c = \frac{f_R}{6} = \frac{23.2k}{6} = 3.87\ kHz$$

Parts C_{c1}, C_{c2} and Rc form a compensation network, which has one zero at $1/(2\pi R_c C_{c1})$, one pole at the origin, and another pole at $1/(2\pi R_c C_{c2})$.

Where, V_{ref} is the reference voltage of 1.26V, V_{out} is the output voltage, G_{cs} is the current sense gain (roughly 1/Rsn) 100A/V, and G_{ma} is the error amplifier transconductance (800 µmho).

R_c is chosen to set the desired crossover frequency.

$$R_C = \frac{2\pi \times f_c \times C_{OUT} \times V_{out}^2 \times (1 + Dmax)}{G_{cs} \times G_{ma} \times V_{REF} \times V_{IN\ (min)} \times Dmax}$$

$$= \frac{2\pi \times 3.87k \times 200\mu \times 3.3^2 \times (1 + 0.56)}{100 \times 800\mu \times 1.26 \times 3.0 \times 0.56} = 487\Omega$$

C_{c1} is chosen to set the compensator zero to ¼ of the crossover frequency

$$C_{c1} = \frac{4}{2 \times \pi \times f_c \times R_c} = \frac{4}{2 \times \pi \times 3.87k \times 487} = 330\ nF$$

The pole at $1/(2\pi R_c C_{c2})$ is to cancel the ESR zero $1/(2\pi ESR C_{out})$,

$$C_{c2} = \frac{C_{out} \times ESR}{R_c} = \frac{200\ \mu \times 3m}{487} = 1.2\ nF$$

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.