

Improving PSRR and CMRR in Fully Differential Amplifiers


Introduction

Power Supply Rejection Ratio (PSRR) and Common Mode Rejection Ratio (CMRR) are the two key specifications when it comes to characterizing and designing differential amplifiers. Although these amplifiers are designed to give best PSRR and CMRR performance, a careless application design and a poor selection of external components can significantly affect these specifications and degrade the overall performance. In this application note, we will look at some of the effects that external components have on PSRR and CMRR: mismatched external gain-setting resistors, the role of the bypass capacitor on PSRR, and some layout techniques that improve CMRR and PSRR.

National Semiconductor
Application Note 1447
Kashif Javaid
July 2006



In Figure 1, a typical fully differential amplifier block diagram is shown with external gain resistors and an optional bias generator bypass capacitor. DC outputs at V_{O1} and V_{O2} are biased to half- V_{DD} by internal bias circuitry. AC signals at V_{O1} and V_{O2} are 180° out of phase with respect to each other, creating a Bridge-Tied-Load (BTL) configuration. These amplifiers run with minimal component count, reducing layout time and system cost. Care must be taken to achieve the best possible performance from these amplifiers.



20182501

FIGURE 1. Fully Differential Amplifier Block Diagram


Application Information

MEASURING POWER SUPPLY REJECTION RATIO (PSRR)

The type of PSRR we are interested in here is an AC specification measuring the ability of the amplifier to reject AC-ripple voltage on the power supply bus, as opposed to a DC specification where we measure the change in output voltage for a change in supply voltage. Basically, ripple

PSRR is the ratio of the differential output voltage to the supply ripple voltage expressed in dB as shown in Equation 1.

$$\text{PSRR} = 20\text{Log} \frac{V_{\text{out (ac)}}}{V_{\text{Ripple}}} \quad (1)$$



20182533

FIGURE 2. PSRR Measurement Test Circuit

A test circuit for measuring PSRR is shown in Figure 2. The amplifier's AC inputs are terminated to GND with a low value resistor—typically 10Ω. The value of the input capacitors Ci1 and Ci2 should be matched as closely as possible. Any mismatch can compromise PSRR performance at low frequencies. An alternate solution is the elimination of input coupling capacitors terminating the inputs directly to GND. A low-level AC voltage, in the range of 100mVpp to 500mVpp is combined with V_{DD}. This AC plus DC signal is applied to the amplifier's V_{DD} pin. Any residual AC signal at the ripple frequency present across the BTL outputs is a function of the amplifier's PSRR. The magnitude of this residual signal is measured with an FFT (using a spectrum analyzer or Audio Precision instrument). Using Equation 1 gives the PSRR value in dB.


MEASURING COMMON MODE REJECTION RATIO (CMRR)

Common Mode Rejection Ratio is an ability of the differential amplifier to reject common mode input signal and is expressed in dB as shown in Equation 2.

$$\text{CMRR} = 20\text{Log} \frac{V_{\text{out (ac)}}}{V_{\text{cmi (ac)}}} \quad (2)$$

A test circuit for measuring CMRR is shown in Figure 3. The amplifier's AC inputs are connected to a common-mode AC input. Output can be measured by using a high precision AC Volt Meter or Audio Precision instrument. Equation 2 gives the CMRR measurement in dB. For differential input amplifiers with external gain-settings resistors, CMRR measurement is highly dependent on external resistors as well as board layout. This will be fully discussed in the next section. As a side note, a lot of newer audio measuring instruments such as Audio Precision can perform the CMRR test (and a lot of other audio parameters as well) automatically.

Application Information (Continued)



20182507

FIGURE 3. CMRR Measurement Test Circuit

EFFECTS OF EXTERNAL GAIN RESISTORS

It is extremely important to match the input resistors to each other as well as the feedback resistors to each other for best CMRR performance. When the inputs of the fully differential amplifier are DC-coupled, resistor matching differences generate net DC currents across the load because of the balanced nature of the differential amplifiers.

Internally these amplifiers consist of two circuits: a differential amplifier and a common-mode feedback amplifier that adjusts the output voltages so that the nominal DC output bias remains $V_{DD}/2$. Assuming that the amplifier has two equal “halves.” Equation 3 can be obtained by the simple analysis of the differential amplifier in Figure 1 with $V_{cmi} = 0V$. Each half uses an input and feedback resistor (R_i and R_f) and contributes to each side of the equation. This equation shows an output offset DC voltage that can result because of resistor mismatching either between feedback resistors (R_{f1} and R_{f2}) or input resistors (R_{i1} and R_{i2}).

$$V_{O2} - V_{O1} = \frac{V_{DD}}{2} \left[\left(\frac{R_{i2} + R_{f2}}{R_{i1} + R_{f1}} \right) \left(\frac{R_{i1}}{R_{i2}} \right) - 1 \right] \quad (3)$$

Ideally, when $R_{i1} = R_{i2}$ and $R_{f1} = R_{f2}$, we get perfectly matched and balanced input and feedback resistors pairs and no offset voltage. But if, for example, we assume:

$$R_{i1} = R_{i2} = R$$

$R_{f1} = 0.8R$ and $R_{f2} = 1.2R$, with 20% tolerance in the feedback resistors.

We will get an offset voltage of about 0.45 Volts and load current of about 46mA assuming an 8Ω load connected across the output. Now that’s quite a big DC offset voltage! As a result, this reduces the battery life and could affect the speaker performance significantly because of extra DC current flowing through the voice coil. Common Mode Rejection Ratio is a parameter that can be gravely affected by mismatched gain resistors. A graph of Common Mode Rejection Ratio vs. feedback resistor mismatch is shown in Figure 4. As can be seen in the graph, a feedback resistor mismatch of 0.4 reduces the CMMR approximately 23dB from the ideal condition perfectly matched resistor.

PSRR is also affected by the gain resistors mismatch, but with a small capacitor on the bypass pin this effect is reduced extensively and yields practically no effect at all on the power supply rejection. The effects of bypass capacitor will be fully discussed in the next section. Thus, for all practical purpose, resistors of 1% tolerance or even better should be used for optimal performance and best common mode rejection ratio.

Application Information (Continued)




20182535

FIGURE 4. CMRR vs Feedback Resistor Mismatch

EFFECTS OF BYPASS CAPACITOR

Fully differential amplifiers offer an “optional” bypass capacitor (C_B) and allow a designer to use these amplifiers with minimal component count. Before eliminating the optional bypass capacitor to reduce component count, one should understand how that might affect the overall performance of the amplifier. Internally, a common mode amplifier adjusts the two outputs to a quiescent DC voltage equal to half- V_{DD} . Any supply fluctuations cause both outputs to move in

phase. This ideally creates a net change of $0V_{DC}$ differentially across the outputs. Thus, a bypass capacitor is not really required and can be considered optional. But in the real world, these amplifiers are not perfect. Furthermore, mismatch in the external resistors can result in unbalanced amplifier operation. PSRR is the most important parameter that would be affected significantly by eliminating the bypass capacitor.



20182536

FIGURE 5. PSRR vs Ripple Frequency

Differential input amplifiers are considered excellent low noise and high PSRR amplifiers when compared to similar single-ended amplifiers. As shown in Figure 5 at low ripple frequencies, the PSRR is close to 70dB, even without a bypass capacitor. However, using a bypass capacitor in

range of 0.1 μF to 1 μF offers a significant 20dB PSRR improvement. Depending upon the application, PSRR of 70dB might be considered good and more than adequate for most applications. However, in cell-phone market where an excellent PSRR is desired, particularly at lower frequencies,

Application Information (Continued)

adding a bypass capacitor certainly will improve the lower frequencies power supply rejection. Furthermore, the amplifier will be less sensitive to slight gain resistor value mismatch.

LAYOUT CONSIDERATIONS

Printed circuit board layout is generally considered to be very application specific. Nevertheless, it is possible to observe some guidelines that optimize the overall performance of the amplifier. Fully differential amplifiers come in different packages.

Please contact the National Semiconductor Corp. website for package-specific applications information before attempting to start any new layout. Another important factor to consider is star ground vs. ground plane. This is very application and package specific. Either configuration is used when combined with the following general suggestions:

- a) Make use of symmetrical placement of components (i.e. feedback resistors and input resistors).
- b) If not using ground planes, V_{DD} and GND traces should be as wide as possible.
- c) If a heat-sink plane is desired for exposed-DAP packages, it should be appropriately sized. Refer to the power derating graphs in the corresponding datasheet.
- d) The distance between the chip and any possible antenna source should be as far as possible.
- e) If possible, make the output traces short and equal in length and away from the any antenna source.
- f) If using a star ground, all the GNDs such as bypass capacitor GND, supply capacitor GNDs, and any other system ground should be directly connected to a single point on the board, possibly at the board's point of entry for the power supply GND.

Revision Table

Rev	Date	Description
1.0	04/20/06	Initial release.
1.1	07/24/06	Simple text edits, then re-released the App Notes into the WEB.

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560

www.national.com